56 ∏ D4

55 D3

54 D2

52 D1

51 D0

50 D27

48 YOM

47 Y0P

46 ¶ Y1M

45 Y1P

42 Y2M

41 Y2P

38**∏** Y3M

37 1 Y3P

49 LVDSGND

44 LVDSV<sub>CC</sub>

43 LVDSGND

40 CLKOUTM

39 CLKOUTP

36 LVDSGND

35 PLLGND

34 PLLV<sub>CC</sub>

33 PLLGND

32 SHTDN

31 T CLKIN

30 D26

29 **GND** 

53 GND

**DGG PACKAGE** (TOP VIEW)

Vcc L

D5 Π 2

D6 **∏** 3

D8 ∏

D9 **1** 7

Vcc [ 9

D13 **∏** 

D15 Π

CLKSEL 17

D17 ∏

D19

GND

D20

D21

D22

D23

 $V_{CC}$ 

D25

D24 [

D11 **1** 10

D12 1 11

GND [] 13

D14 Π 14

D16 **∏** 16

D18 **∏** 19

D10

 $\Pi_4$ GND ∏

5

6

8

12

15

18

20 П

21

22

23

24

25

26

27

28

D7

- 4:28 Data Channel Compression at up to 238 MBytes/s Throughput
- Suited for SVGA, XGA, or SXGA Display **Data Transmission From Controller to Display With Very Low EMI**
- 28 Data Channels and Clock-In Low-Voltage
- 4 Data Channels and Clock-Out **Low-Voltage Differential**
- Operates From a Single 3.3-V Supply With 250 mW (Typ)
- **ESD Protection Exceeds 6 kV**
- **5-V Tolerant Data Inputs**
- Selectable Rising or Falling Edge-Triggered Inputs
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range . . . 31 MHz to 68 MHz
- No External Components Required for PLL
- **Outputs Meet or Exceed the Requirements** of ANSI EIA/TIA-644 Standard
- Improved Replacement for the DS90C581

### description

The SN75LVDS83 FlatLink transmitter contains four 7-bit parallel-load serial-out shift registers, a

7× clock synthesizer, and five low-voltage

differential-signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82. The SN75LVDS83 can also be used in 21-bit links with the SN75LVDS86 receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected by way of the clock select (CLKSEL) terminal. The frequency of CLKIN is multiplied seven times (7×) and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN75LVDS83 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level signal on SHTDN clears all internal registers to a low level.

The SN75LVDS83 is characterized for operation over free-air temperature ranges of 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a registered trademark of Texas Instruments

ISTRUMENTS

Copyright © 1997 - 2009, Texas Instruments Incorporated

## functional block diagram









Figure 1. SN75LVDS83 Load and Shift Timing Sequences

# equivalent input and output schematic diagrams



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.5 V to 4 \
Output voltage range, VO (all terminals)	0.5 V to V <sub>CC</sub> + 0.5 \
Input voltage range, V <sub>I</sub> (all terminals)	0.5 V to 5.5 \
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to the GND terminals.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

## recommended operating conditions

	MIN	I NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	;	3.3	3.6	V
High-level input voltage, VIH		2		V
Low-level input voltage, V <sub>IL</sub>			8.0	V
Differential load impedance, Z <sub>L</sub>	90	)	132	Ω
Operating free-air temperature, T <sub>A</sub>	(	)	70	°C

# timing requirements

		MIN	NOM	MAX	UNIT
t <sub>C</sub>	Cycle time, input clock	14.7		32.3	ns
t <sub>W</sub>	Pulse duration, high-level input clock	0.4t <sub>C</sub>		0.6t <sub>C</sub>	ns
t <sub>t</sub>	Transition time, input signal			5	ns
t <sub>su</sub>	Setup time, data, D0 – D27 valid before CLKIN↑ or CLKIN↓ (see Figure 2)	3			ns
th	Hold time, data, D0 – D27 valid after CLKIN↑ or CLKIN↓ (see Figure 2)	1.5			ns

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIT	Input threshold voltage			1.4		V
IVODI	Differential steady-state output voltage magnitude		247		454	mV
Δ V <sub>OD</sub>	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L$ = 100 Ω, See Figure 3			50	mV
V <sub>OC</sub> (SS)	Steady-state common-mode output voltage	0 5	1.125		1.375	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 3			150	mV
l <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub>			25	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>IL</sub> = 0			±10	μΑ
	Object a large to a street a summer	$V_{O(Yn)} = 0$			±24	mA
los	Short-circuit output current	V <sub>OD</sub> = 0			±12	mA
loz	High-impedance state output current	$V_O = 0$ to $V_{CC}$			±10	μΑ
		Disabled, All inputs at GND			280	μΑ
I <sub>CC</sub>	Quiescent supply current	Enabled, $R_L = 100 \Omega$ , Gray-scale pattern (see Figure 4), $V_{CC} = 3.3 \text{ V}$ , $t_C = 15.38 \text{ ns}$		72	90	mA
		Enabled, $R_L = 100 \Omega$ , Worst-case pattern (see Figure 5), $t_C = 15.38 \text{ ns}$		85	110	mA
Cl	Input capacitance			3		pF

 $<sup>\</sup>frac{1}{1}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>d0</sub>	Delay time, CLKOUT $\uparrow$ to serial bit position 0		-0.2	0	0.2	ns
<sup>t</sup> d1	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	ns
t <sub>d2</sub>	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{C} - 0.2$		$\frac{2}{7}t_{C} + 0.2$	ns
t <sub>d3</sub>	Delay time, CLKOUT↑ to serial bit position 3	$t_C = 15.38 \text{ ns } (\pm 0.2\%),$  Input clock jitter  < 50 ps <sup>‡</sup> , See Figure 6	$\frac{3}{7}t_{C}-0.2$		$\frac{3}{7}t_{C} + 0.2$	ns
t <sub>d4</sub>	Delay time, CLKOUT↑ to serial bit position 4	Imput clock jitter  < 50 ps+, See Figure 6	$\frac{4}{7}t_{C}-0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
t <sub>d5</sub>	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C}-0.2$		$\frac{5}{7}$ t <sub>C</sub> + 0.2	ns
<sup>t</sup> d6	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}-0.2$		$\frac{6}{7}$ t <sub>C</sub> + 0.2	ns
tsk(o)	Output skew, $t_n - \frac{n}{7}t_C$		-0.2		0.2	ns
t <sub>d7</sub>	Delay time, CLKIN↓ to CLKOUT↑	$t_C = 18.51 \text{ ns } (\pm 0.2\%),$  Input clock jitter  < 50 ps <sup>‡</sup> , See Figure 6	3.75	5.6	7.75	ns
		$t_{\rm C}$ = 15.38 ± 0.75 sin (2 $\pi$ 500E3t) + 0.05 ns, See Figure 7		±70		ps
$\Delta t_{C(O)}$	Cycle time, output clock jitter§	$t_{\rm C}$ = 15.38 ± 0.75 sin (2 $\pi$ 3E6t) + 0.05 ns, See Figure 7		±187		ps
t <sub>W</sub>	Pulse duration, high-level output clock			$\frac{4}{7}t_{C}$		ns
t <sub>t</sub>	Transition time, differential output (t <sub>r</sub> or t <sub>f</sub> )	See Figure 3	260	700	1500	ps
t <sub>en</sub>	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1		ms
tdis	Disable time, SHTDN↓ to off state (CLKOUT low)	See Figure 9		250		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡ |</sup>Input clock jitter| is the magnitude of the change in the input clock period.


<sup>§</sup> Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.

### PARAMETER MEASUREMENT INFORMATION



NOTE A: All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Waveforms



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.

### (a) SCHEMATIC






Figure 3. Test Load and Voltage Waveforms for LVDS Outputs






NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern. Pattern with CLKSEL low shown.

Figure 4. 16-Grayscale Test-Pattern Waveforms



NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs. Pattern with CLKSEL low shown.


Figure 5. Worst-Case Test-Pattern Waveforms



NOTES: A. This wave form is valid when CLKSEL is low.
B. This wave form is valid when CLKSEL is high.

Figure 6. SN75LVDS83 Timing Waveforms

### PARAMETER MEASUREMENT INFORMATION






Figure 7. Output Clock Jitter Testing




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms

# **TYPICAL CHARACTERISTICS**

# AVERAGE SUPPLY CURRENT VS





Figure 10

### ZERO-TO-PEAK OUTPUT JITTER

٧S **MODULATION FREQUENCY** 200 180 160 Zero-to-Peak Output Jitter - ps 140 120 100 80 60 40 Input jitter = 750  $\sin (6.28 f_{(mod)} t) ps$  $V_{CC} = 3.3 V$ 20 T<sub>A</sub> = 25°C 0 0.5 1.5 3 0 f<sub>(mod)</sub> - Modulation Frequency - MHz

Figure 11

### **APPLICATION INFORMATION**




NOTES: A. Connect this terminal to  $V_{\hbox{CC}}$  for triggering to the rising edge of the input clock and to GND for the falling edge.

B. The five  $100-\Omega$  terminating resistors are recommended to be 0603 types.

Figure 12. 24-Bit Color Host To 24-Bit LCD Panel Display Application

### **APPLICATION INFORMATION**



NOTES: A. Connect this terminal to  $V_{\hbox{\footnotesize{CC}}}$  for triggering to the rising edge of the input clock and to GND for the falling edge.

B. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.

Figure 13. 24-Bit Color Host To 18-Bit LCD Panel Display Application





1-May-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN75LVDS83DGG	NRND	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGG4	NRND	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGR	NRND	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGR-P	NRND	TSSOP	DGG	56		TBD	Call TI	Call TI			
SN75LVDS83DGGRG4	NRND	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83ZQL	NRND	BGA MICROSTAR JUNIOR	ZQL	56		TBD	Call TI	Call TI	-10 to 70		
SN75LVDS83ZQLR	NRND	BGA MICROSTAR JUNIOR	ZQL	52		TBD	Call TI	Call TI	-10 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

1-May-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS83DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75LVDS83DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

# ZQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



# ZQL (R-PBGA-N52)

### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 52 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>